Introduction (a) TG Technique
Transmission gate logic circuit is a special kind of pass-transistor logic circuit. It is built by connecting a PMOS transistor and an NMOS transistor in parallel, which are controlled by complementary control signals. Both the PMOS and NMOS transistors will provide the path to the input logic "1" or "0", respectively when they are turned on simultaneously. Thus, there is no voltage drop problem whether the "1" or "0" is passed through it [1].
(b) GDI Technique
GDI cell contains three inputs -G (common gate input of NMOS and PMOS), P (input to the source/drain of PMOS), and N (input to the source/drain of NMOS). Bulks of both NMOS and PMOS are connected to N or P (respectively), so it can be arbitrarily biased at contrast with CMOS inverter. It must be remarked, that not all the functions are possible in standard P-Well CMOS process, but can be successfully implemented in Twin-Well CMOS or SOI technologies. GDI Technique allows improvements in design complexity level, transistor counts, static power dissipation and logic level swing. Fig.1 represents the basic building block of GDI cell. In this cell Boolean expression of Z is . On the basis of this expression, any logic can be implemented by GDI cells. Implementation Detail of gates has described in table.2. Magnitude comparator is a combinational logic design which is used to compare the magnitude of two binary data (supposed A & B) and determines if the numbers are equal, or if one number is greater than or less than the other number. It has three outputs G, E and L. when A>B then only G will remains in enable mode. When A=B then only E will remains in enable mode. When A<B then only L will remains in enable mode. The magnitude comparator is one of the fundamental arithmetic components of digital system with many applications such as Digital Signal Processors for data processing, encryption devices and microprocessor for decoding instruction.
(d) Electric VLSI Design System
Electric VLSI Design System is a powerful open source full custom IC Design Electronic Design Automation (EDA) tool. In this EDA tool, verification of IC Design layout involves mainly three processes. These are DRC (Design Rule Check), LVS (Layout Versus Schematic) and ERC (Electrical Rule Check). Design Rule Check (DRC): DRC is the first most powerful physical verification process to check IC design Layout. DRC will not only check the designs that are created by the designers, but also the design placed within the context in which it is going to be used. Therefore, the possibility of errors in the design will be greatly reduced and a high overall yield and reliability of design will be achieved. Layout Versus Schematic (LVS): LVS is the second and most powerful physical design verification process in which layout is matched with its equivalent schematic design. In LVS schematic is assumed as a reference and layout is checked against it. In this process, the electrical connectivity of all signals, including the input, output and power signals to their corresponding schematic are checked. Besides that, the sizes of the device will also be checked including the width and length of transistors, sizes of resistors and capacitors [2] . Electrical Rule Check (ERC): ERC is third and optional physical design verification process to check the layout. This is used to check the error in connectivity of device. ERC is specially used to check for any unconnected, partly connected or redundant devices. Also, it will check for any disabled transistors, floating nodes and short circuits. (e) LTspiceXVII simulation software LTspiceXVII is the simulation software which we have used in this project. It is a high performance SPICE simulator that provides a schematic capture and waveform viewer. It is used to simulate the outputs of both schematic circuit and layout during DRC and LVS.
II. Design Methodology
There are different technologies to construct integrated circuits such as bipolar integrated technology, CMOS technology, NMOS pass transistor logic, Transmission Gate(TG) technology and gate diffusion input(GDI) technology. In this paper we have used two technologies to design 4-bit MC and comparison is made against these technologies. The main reason of using GDI technique is due to its low propagation delay, low power consumption and low chip area.
There are basic design rules which are to be used in order to design an IC layout successfully. These rules are called layout design rule. The layout rule which is to be followed in Electric VLSI Design System has a universal parameter λ in which rule described. Table. 1 gives the clarification about layout design rule. In our design the basic building blocks are inverter, [2,3,4,5-input AND gate], 5-input OR gate and 2-input XOR gate. So implement our design we need to develop basic buildings block used in project. Fig.2, fig.3 and fig.4 are the basic building blocks of our design. They are 5-input AND gate, 5-input OR gate and 2-input XNOR gate respectively. 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
Finally we have implemented MC using its basic building blocks. Fig.5 and fig.6 are the schematic and layout of MC.
There are various applications of our design. This design is flexible by which higher order of MC can be implemented. In the spice code VDD is assigned a DC value of 5 volt and GND the DC value of 0 volt. C5_models.txt indicates the model file for NMOS and PMOS transistors. PULSE keyword is used to generate train of pulses and .tran keyword gives the transient analysis.
IV. Comparision
Today's technology demands to develop various new design techniques in order to reduce the chip area, propagation delay and power consumption. So it is necessary to make comparison against different technologies. 
V. Conclusion
Electric VLSI Design System is a high performance EDA tool that provides complete aids in designing the IC layout. It integrates the schematic editor, circuit simulator, schematic driven layout generator, layout editor, layout verification and parasitic extraction. Another advantage to Electric VLSI Design System is that it allows swapping between the designs data with other standard EDA tools in the industry [4] . GDI tech. reduces 41.4% of chip area, 33.5% of average delay time and also 30.3% of power consumption over TG tech. which has shown in fig.8 .. 
